Creating a schedule from a control flow graph with cycles through loop unrolling.

Inferring RAM modules from LLVM IR involving loads and stores.

Turning a schedule into actual RTL.

Creating a schedule from the graphical representation of an algorithm.

An overview of some LLVM concepts, particularly the graphing of dependencies.

Introduction to a series of posts on trying to create a basic high-level synthesis tool.